



US005630148A

United States Patent [19]**Norris**[11] **Patent Number:** **5,630,148**[45] **Date of Patent:** **May 13, 1997**

[54] **DYNAMIC PROCESSOR PERFORMANCE
AND POWER MANAGEMENT IN A
COMPUTER SYSTEM**

5,086,387 2/1992 Arroyo et al. 395/550
5,142,684 8/1992 Perry et al. 395/750
5,230,074 7/1993 Canova, Jr. et al. 395/750
5,292,341 3/1994 Snell 607/30

[75] Inventor: **David Norris**, Portland, Oreg.

[73] Assignee: **Intel Corporation**, Santa Clara, Calif.

[21] Appl. No.: **613,778**

[22] Filed: **Feb. 28, 1996**

Primary Examiner—Jack B. Harvey

Assistant Examiner—John Travis

Attorney, Agent, or Firm—Blakely, Sokoloff, Taylor & Zafman

[57]

ABSTRACT

A computer system is disclosed comprising a clock generator circuit having a clock speed register and circuitry for generating a processor clock signal at a frequency determined by the clock speed register, wherein the processor executes a performance manager program that writes the clock speed register according to a performance state selected by an application program. The application program selects the performance state to maximize performance during processor intensive functions and to maximize power conservation during interactive functions.

Related U.S. Application Data

[63] Continuation of Ser. No. 261,457, Jun. 17, 1994, abandoned.

[51] **Int. Cl.**⁶ **G06F 13/00**

[52] **U.S. Cl.** **395/750; 395/348**

[58] **Field of Search** 395/750, 159;
364/707

[56] **References Cited****U.S. PATENT DOCUMENTS**

4,775,935 10/1988 Yourick 364/401

15 Claims, 6 Drawing Sheets